Portland State University

PDXScholar
Electrical and Computer Engineering Faculty
Publications and Presentations

Electrical and Computer Engineering

12-24-2015

Modeling and Experimental Demonstration of a
Hopfield Network Analog-to-Digital Converter with
Hybrid CMOS/Memristor Circuits
Xinjie Guo
University of California, Santa Barbara

Farnood Merrikh-Bayat
University of California, Santa Barbara

Ligang Gao
University of California, Santa Barbara

Brian D. Hoskins
University of California, Santa Barbara

Fabien Alibart
Centre National de la Recherche Scientifique
Follow
this
andfor
additional
works
at: https://pdxscholar.library.pdx.edu/ece_fac
See next
page
additional
authors
Part of the Electrical and Computer Engineering Commons

Let us know how access to this document benefits you.
Citation Details
Guo, X., Merrikh-Bayat, F., Gao, L., Hoskins, B. D., Alibart, F., Linares-Barranco, B., … Strukov, D. B. (2015).
Modeling and Experimental Demonstration of a Hopfield Network Analog-to-Digital Converter with Hybrid
CMOS/Memristor Circuits. Frontiers in Neuroscience, 9, 488.

This Article is brought to you for free and open access. It has been accepted for inclusion in Electrical and
Computer Engineering Faculty Publications and Presentations by an authorized administrator of PDXScholar.
Please contact us if we can make this document more accessible: pdxscholar@pdx.edu.

Authors
Xinjie Guo, Farnood Merrikh-Bayat, Ligang Gao, Brian D. Hoskins, Fabien Alibart, Bernabe LinaresBarranco, Luke Theogarajan, Christof Teuscher, and Dmitri B. Strukov

This article is available at PDXScholar: https://pdxscholar.library.pdx.edu/ece_fac/248

ORIGINAL RESEARCH
published: 24 December 2015
doi: 10.3389/fnins.2015.00488

Modeling and Experimental
Demonstration of a Hopfield Network
Analog-to-Digital Converter with
Hybrid CMOS/Memristor Circuits
Xinjie Guo 1 † , Farnood Merrikh-Bayat 1 † , Ligang Gao 1 , Brian D. Hoskins 1 , Fabien Alibart 2 ,
Bernabe Linares-Barranco 3 , Luke Theogarajan 1 , Christof Teuscher 4 and
Dmitri B. Strukov 1*
1

Department of Electrical and Computer Engineering, University of California, Santa Barbara, Santa Barbara, CA, USA,
Centre National de la Recherche Scientifique, Lille, France, 3 Instituto de Microelectronica de Sevilla (Consejo Superior de
Investigaciones Científicas and University of Seville), Seville, Spain, 4 Department of Electrical and Computer Engineering,
Portland State University, Portland, OR, USA
2

Edited by:
Emmanuel Michael Drakakis,
Imperial College London, UK
Reviewed by:
Duygu Kuzum,
University of California, San Diego,
USA
Shimeng Yu,
Arizona State University, USA
*Correspondence:
Dmitri B. Strukov
strukov@ece.ucsb.edu
†

These authors have contributed
equally to this work.
Specialty section:
This article was submitted to
Neuromorphic Engineering,
a section of the journal
Frontiers in Neuroscience
Received: 20 October 2015
Accepted: 07 December 2015
Published: 24 December 2015

Citation:
Guo X, Merrikh-Bayat F, Gao L,
Hoskins BD, Alibart F,
Linares-Barranco B, Theogarajan L,
Teuscher C and Strukov DB (2015)
Modeling and Experimental
Demonstration of a Hopfield Network
Analog-to-Digital Converter with
Hybrid CMOS/Memristor Circuits.
Front. Neurosci. 9:488.
doi: 10.3389/fnins.2015.00488

The purpose of this work was to demonstrate the feasibility of building recurrent
artificial neural networks with hybrid complementary metal oxide semiconductor
(CMOS)/memristor circuits. To do so, we modeled a Hopfield network implementing
an analog-to-digital converter (ADC) with up to 8 bits of precision. Major shortcomings
affecting the ADC’s precision, such as the non-ideal behavior of CMOS circuitry and
the specific limitations of memristors, were investigated and an effective solution was
proposed, capitalizing on the in-field programmability of memristors. The theoretical work
was validated experimentally by demonstrating the successful operation of a 4-bit ADC
circuit implemented with discrete Pt/TiO2−x /Pt memristors and CMOS integrated circuit
components.
Keywords: Hopfield network, recurrent neural network, hybrid circuits, memristor, resistive switching,
analog-to-digital conversion

INTRODUCTION
Recurrent artificial neural networks are an important computational paradigm capable of solving a
number of optimization problems (Hopfield, 1984; Tank and Hopfield, 1986). One classic example
of such networks is a Hopfield analog-to-digital converter (Tank and Hopfield, 1986; Lee and Sheu,
1989; Smith and Portmann, 1989). Although such a circuit may be of little practical use, and inferior,
for example, to similar-style feed forward-type ADC implementations (Chigusa and Tanaka, 1990),
it belongs to a broader constrained optimization class of networks which minimize certain preprogrammed energy functions and have several applications in control and signal processing (Tank
and Hopfield, 1986). The Hopfield network ADC circuit also represents an important bridge
between computational neuroscience and circuit design, and an understanding of the potential
shortcomings of such a relatively simple circuit is therefore important for implementing more
complex recurrent neural networks.
An example of a 4-bit Hopfield network ADC is shown in Figure 1 (Tank and Hopfield, 1986).
The originally proposed network consists of an array of linear resistors (also called weights or
synapses) and four peripheral inverting amplifiers (neurons). Each neuron receives currents from
the input and reference lines and from all other neurons via corresponding synapses. The analog
input voltage VS is converted to the digital code V3 V2 V1 V0 , i.e.,
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the sigmoid function 1/(1+exp[-U]). Neuron output needs to be
inverted to keep the feedback weights positive and thus to allow
physical implementation with passive devices, such as resistors1 .
Alternatively, the Hopfield network operation can be
described by an energy function. The evolution of the dynamic
system described by Equation (2) is equivalent to a minimization
of the energy function:
E=

X
X
1X
Tij Vi Vj −
Vj Ij −
Tj
2
ij

j

j

Z

Vj

g −1 (V) dV

(5)

0

where the last term can be neglected for very steep transfer
functions (Hopfield, 1984). In Tank and Hopfield (1986), showed
that a 4-bit ADC task (Equation 1) can be described by the
following energy function:
E=

3
X

2 i Vi

(1)

i

(2b)

where g(·) is a neuron activation function, C is the neuron’s input
capacitance, Tij is a conductance of the synapse connecting the
output of the i-th neuron with the input of the j-th neuron, while
(3)

Tj = TSj + TRj + 6i Tij

(4)

are the corresponding effective offset input current and effective
input conductance for the j-th neuron. HereVR is a reference
voltage, while TR and TS are conductances of reference and input
weights, respectively (Figure 1A). Note that neuron input Ui can
be either positive or negative, but the output of the neuron is
either zero or positive. The inverted outputs of the neurons,
which are fed back to the network, are therefore either negative
or zero. One activation function suitable for such mapping is
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i=0

(6)

(7)

In the Hopfield ADC network, the number of synapses
grows quadratically with the number of neurons. Compact
implementation of the synapses is therefore required if such
circuits are to be practical. This is certainly challenging to
achieve with conventional CMOS technology, because, according
to Equation (7), it requires analog weights with a relatively
large dynamic range, i.e., in the order of 22N , where N is
the bit precision. Weights can be stored digitally, but this
approach comes with a large overhead (Moopenn et al.,
1990). On the other hand, analog CMOS implementations
of the synapses have to cope with the mismatch issues
often encountered in CMOS circuits (Indeveri et al., 2011).
Consequently, several attempts have been made to implement
synapses with alternative, nonconventional technologies. In some
of the early implementations of Hopfield networks, weights
were realized as corresponding thin film (Jackel et al., 1987) or
metal line (Graf et al., 1986; Schwartz et al., 1987) conductance
values, patterned using e-beam lithography and reactive-ionetching. The main limitation of these approaches was that the
weights were essentially one-time programmable, with rather
crude accuracy. A much more attractive solution was very
recently demonstrated in Eryilmaz et al. (2014), which describes a
Hopfield network implementation with synapses based on phase
change memory paired with conventional field-effect transistors.
That work, together with other recent advances in device

by first forcing all neuron outputs to zero (Lee and Sheu, 1989)
and then letting the system evolve to the appropriate stationary
state.
To understand how the Hopfield network performs the
ADC operation, let us first describe its electrical behavior.
Assuming leakage-free neurons with infinite input and zero
output impedances, the dynamic equation governing the system
evolution of the input voltage Uj of the j-th neuron is
described as:
X
Tij Vi − Tj Uj + Ij
(2a)
CU̇j = −

Ij = TSj VS − TRj VR ,

i=0

Tij = 2(i + j) , TSj =2j ,TRj = 2(2j − 1) .

i=0

Vi = g(Ui ),

3

Here the first term tends to satisfy Equation (1), while the second
tends to force each digital output Vi to be either “0” or “1.” After
rearranging the terms in Equation (6) and comparing the result
with Equation(5), the appropriate weights for performing the
ADC task are:

FIGURE 1 | (A) Conventional Hopfield network implementation of a 4-bit ADC
and (B) specific implementation of a neuron as considered in this paper.

VS =

3

X
1
1 X 2i
(VS −
2 i Vi )2 −
2 Vi (Vi − 1)
2
2

1 The sign of the first term on the left in Equation (2a), and of all right hand terms
in Equation (5), is different from that of the original paper (Hopfield, 1984). In this
work we assume that all weights are strictly positive, making it necessary explicitly
to flip the neuron feedback signal sign.

2
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technologies (Wu et al., 2012; Zhang et al., 2012) revived interest
in the theoretical modeling of recurrent neural networks based
on hybrid circuits (Waser et al., 2009; Strukov and Kohlstedt,
2012; Lehtonen et al., 2014; Rakkiyappan et al., 2014; Walls and
Likharev, 2014).
This paper explores the implementation of synapses with
an emerging, very promising type of memory devices, namely
metal-oxide resistive switching devices (“memristor”) (Wu et al.,
2012; Zhang et al., 2012). In the next section we discuss
the general implementation details of the Hopfield network
ADC, including the memristor devices which were utilized
in the experimental setup. This is followed by a theoretical
analysis of the considered hybrid circuits’ sensitivity to certain
representative sources of non-ideal behavior and discussion of a
possible solution to such problems. The theoretical results were
validated with SPICE simulations (Section Simulation Results)
and experimental work (Section Experimental Results). The
paper concludes with a Discussion section. It should be noted
that preliminary experimental results, without any theoretical
analysis, were reported earlier in Gao et al. (2013a), where we
first presented a Hopfield network implementation with metaloxide memristors. The only other relevant experimental work on
memristor-based Hopfield networks that we are aware of was
published recently in Hu et al. (2015). However, the network
demonstrated in Hu et al. (2015) was based on 9 memristors
whereas the circuit presented in this work involves 16.

FIGURE 2 | (A) Typical I-V curves with current-controlled set and
voltage-controlled reset switching for the considered Pt/TiO2−x /Pt
memristors. (B) Modeling of static I-V curves at small disturb-free voltages for
several different states. The fitting parameters are β = 1, α1 = 14.7 V−3 ,
α2 = −5.9 × 104 V−3 ,α3 = 1.5 × 108 2 V−3 for V > 0, and α1 = 34.6 V−3 ,
α2 = −1.9 × 105 V−3 , α3 = 3.65 × 108 2 V−3 for V < 0.

MATERIALS AND METHODS FOR
HOPFIELD NETWORK IMPLEMENTATION
WITH HYBRID CIRCUITS
Following on from our earlier works (Alibart et al., 2013;
Gao et al., 2013b; Merrikh-Bayat et al., 2014), we here
consider the implementation of a hybrid CMOS/memristive
circuit (Figure 1). In this circuit, density-critical synapses are
implemented with Pt/TiO2−x /Pt memristive devices, while
neurons are implemented by CMOS circuits.
In their simplest form, memristors are two-terminal passive
elements, the conductance of which can be modulated reversibly
by applying electrical stress. Due to the simple structure and ionic
nature of their memory mechanism, metal-oxide memristors
have excellent scaling prospects, often combined with fast, low
energy switching and high retention (Strukov and Kohlstedt,
2012). Many metal oxide based memristors can also be switched
continuously, i.e., in analog manner, by applying electrical bias
(current or voltage pulses) with gradually increasing amplitude
and/or duration.
Figure 2A shows typical continuous switching I-Vs for the
considered Pt/TiO2−x /Pt devices (Alibart et al., 2012). The
devices were implemented in “bone-structure” geometry with
an active area of ∼1 µm2 using the atomic layer deposition
technique. An evaporated Ti/Pt bottom electrode (5 nm/25 nm)
was patterned by conventional optical lithography on a
Si/SiO2 substrate (500 µm/200 nm, respectively). A 30 nm TiO2
switching layer was then realized by atomic layer deposition at
200◦ C using Titanium Isopropoxide (C12 H28 O4 Ti) and water
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as precursor and reactant, respectively. A Pt/Au electrode
(15 nm/25 nm) was evaporated on top of the TiO2 blanket layer,
and the device was finally rapidly annealed at 500◦ C in an N2 and
N2 +O2 atmosphere for 5 min to improve the crystallinity of the
TiO2 material. Details of the fabrication and characterization of
the considered memristors are given in Alibart et al. (2012).
After programming the memristors to the desired resistance,
it was important for their state to remain unchanged during
operation of the Hopfield network, so to prevent any disturbance
the voltage drop across them was always kept within the |V|≤
0.2 V “disturb-free” range (Alibart et al., 2012).
The static I-V characteristics (i.e., those within disturbfree regime) for several different memory states are shown in
Figure 2B. To assist SPICE simulation, the experimental I-V
curves at small biases were fitted by the following static equation
with a single memory state G:
I = GV + β(α1 G + α2 G2 + α3 G3 )V 4 .

(8)

The need to keep the voltage drop across memristive devices
small also affects neuron design. A simple leaky operational
amplifier (op-amp) integrator could be sufficient to implement
neuron functionality, but ensuring disturb-free operation with
such a design is not easy. This issue was resolved by implementing
neurons with three op-amps connected in series (Figure 1B). The

3
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The Hopfield network with practical, non-ideal neurons can still
therefore be approximated by the original energy equation and it
should be possible to circumvent the effects of limited gain and
voltage offset by fine-tuning the reference weights. This idea was
verified via SPICE modeling and experimental work, as described
in the next section.

first op-amp was an inverting amplifier which held virtual ground
even if the neuron’s output was saturated. The second op-amp
was an open loop amplifier implementing a sign-like activation
function. The field effect transistor in the negative feedback
of this op-amp was initially turned on to force the neuron’s
outputs to zero (i.e., to set into initial state before computing
output) and then turned off during network convergence. The
last op-amp inverted the signal and ensured that the neuron
output was within the −0.2 V ≤ V ≤ 0 voltage range. Note
that since the neuron bandwidth was mainly determined by the
input capacitance of the second amplifier, and the other sources
of parasitic capacitance could be neglected for simplicity, the
capacitive load of the second amplifier (Figure 1B) was effectively
a neuron input capacitance (Figure 1A).
Assuming ideal op-amps and no possibility of saturation by
the first and last amplifiers, the dynamic equation for this neuron
design can be written as:
CU̇j = −

X

Tij Vi − TN1 Uj + Ij

RESULTS
Simulation Results
Using Equation (8) for the memristors and SPICE models for
the IC components, in the next series of simulations we studied
how particular non-ideal behavior affects differential (DNL) and
integral (INL) nonlinearities in ADC circuits (van de Plassche,
2003). Figure 3A shows INL and DNL as a function of the
open loop DC gain, which was varied simultaneously for all
three op-amps, assuming ideal memristors with β = 0 and no
voltage offset. Note that in this simulation, the gain-bandwidth
product (GBP) was increased proportionally to the open loop
DC gain, and was equal to 3 MHz at ADC = 2 × 105 . Because
the circuit operated at about 1.5 KHz, the effective gain A ≈
ADC /100 for all simulations (and also for the experimental
work discussed below). Figure 3B shows the impact of the

(9a)

i


Vj = −TN2 /TN3 g(Uj ,

(9b)

where g() is a transfer function of the second op-amp (see
Appendix for more details on derivation).
For a very steep transfer function, the second term in the right
hand part of Equation (9a) can be neglected (Hopfield, 1984).
The network is then described by the original energy function
(Equation 5) and the weights are proportional to those defined in
Equation (7), i.e.,
Tij ’ = 5Tij , TSj ’ = TSj , TRj ’ = 5TRj ,

(10)

where the additional coefficient 5 is due to the reduced, i.e., 0.2 V,
output voltage corresponding to digital “1” in the considered
circuit [as opposed to output voltage 1 V assumed in the original
ADC energy function in Equation (6) for ADC and the weights
in Equation (7) derived from that energy function].
The physical implementation of this Hopfield network ADC
posed a number of additional challenges. However, it should
first be mentioned that variations in neuron delay and input
capacitances, which may result in oscillatory behavior and
the settling in of false energy minima (Lee and Sheu, 1989;
Smith and Portmann, 1989), were not a problem in our case
thanks to the slow operating speed, which was enforced to
reduce capacitive coupling. The specific problems regarding
the considered implementation were offsets in virtual ground,
resulting from the voltage offsets (uo ) and limited gain (A)
of the op-amps (Figure 1B). Another, somewhat less severe,
problem was the nonlinear conductance of the memristive
devices (defined via parameter β–, see Equation 8). In the
Appendix it is shown how limited gain and non-zero offset
result in an additional constant term I0 in dynamical equation
(Equation A7), which can be factored into the reference weights
as follows:
TRj ” = TRj ’ + I0j /VR .

Frontiers in Neuroscience | www.frontiersin.org

FIGURE 3 | Theoretical analysis of the performance sensitivity of a
4-bit Hopfield network ADC with respect to (A) open-loop DC gain, (B)
voltage offsets in the operational amplifiers, and (C) the nonlinearity of
memristive devices.

(11)

4
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FIGURE 5 | Simulation results for the optimized 8-bit Hopfield network
ADC with TR1 ” = 0.8 TR1 , TR2 ” = 0.81 TR2 , TR3 ” = 0.89 TR3 , TR4 ” =
0.83 TR4 , TR5 ” = 0.55 TR5 , TR6 ” = 0.74 TR6 , TR7 ” = 0.71 TR7 , TR8 ” =
0.75 TR8 . All other parameters are equal to those used for Figure 4.

Experimental Results
The simulation results were also validated experimentally by
implementing a 4-bit Hopfield network ADC in a breadboard
setup consisting of Pt/TiO2−x /Pt memristive devices and discrete
IC CMOS components (Figure 6A). The memristor chips were
assembled in standard 40-pin DIP packages by wire-bonding 20
standalone memristive devices. Because input voltage range is 0
≤ VS ≤ VSmax = 3.0 V, the weights TS were realized with regular
resistors2 . The discrete memristors and other IC components
were then connected as shown in Figure 1 with external wires.
The memristors implementing feedback and reference
weights were first tuned ex-situ using a previously developed
algorithm (Alibart et al., 2012) to the values defined by Equation
(10). The ex-situ tuning for each memristor was performed
individually before the devices were connected in a circuit. This
was done to simplify the experiment and it is worth mentioning
that in general, it should be possible to tune memristors after they
are connected in the crossbar circuit, as it was experimentally
demonstrated by our group for standalone devices connected
in crossbar circuits (Alibart et al., 2013; Gao et al., 2013c) and
integrated passive crossbar circuits (Prezioso et al., 2015a,b).
As was discussed in Sections Materials and Methods for
Hopfield Network Implementation with Hybrid Circuits and
Results, limited gain and voltage offsets of operational amplifiers
can be compensated by adjusting reference weights according
to Equations (11, A12). To demonstrate in-field configurability
of memristors, the reference weights were fine-tuned in-situ.
In particular, reference weights were adjusted to ensure correct
outputs at four particular input voltages, when VS is equal to 1/16,
1/8, 1/4, and 1/2 of its maximum value. The tuning is performed
first for VS = 1/16 VSmax , for which the correct operation of ADC
assumes that the least significant output bit V0 flips from 0 to 1
(corresponding to voltage 0.2 V in our case), which is ensured

FIGURE 4 | Simulation results for (A) the original and (B) the optimized
4-bit Hopfield network ADC with β = 1, ADC = 2 × 105 , and uo = 3 mV
voltage offset, which are representative parameters for the
experimental setup. For the optimized network, TR ” = 0.97 TR1 , TR2 ” =
0.86 TR2 , TR3 ” = 0.95 TR3 , TR4 ” = 0.97 TR4 .

voltage offset on DNL and INL (simulated as an offset on the
ground nodes), which was varied simultaneously for all three opamps. Finally, Figure 3C shows the effect of I-V nonlinearity,
which was varied by changing constant β in Equation (8),
assuming all other parameters of the network to be close to
ideal, i.e., that the voltage offset uo = 0 and the open loop
DC gain ADC = 106 . Note that for β > 0, the memristor
weights were chosen in such a way that the conductance of the
device at −0.2V matched the corresponding values prescribed by
Equation (10).
The results shown in Figure 3 confirm the significant
individual contribution of the considered sources of non-ideal
behavior on the ADC’s performance. Figure 4A shows the
simulation results considering all these factors together for
the specific values uo = 3 mV, β = 1, ADC = 2 ×
105 , and GBP = 3 MHz, which are representative of the
experimental setup. The gain and voltage offset values were
taken from the specifications of the discrete IC op-amps used
in the experiment. Clearly, the ADC output is distorted and
contains numerous errors, with the largest contribution to INL
being due to finite gain (Figure 3). Figures 4B, 5 show the
simulation results with new values for the reference weights
calculated according to Equation (11) for the 4-bit and 8-bit
ADCs, respectively. The results shown in these figures confirm
that non-ideal behavior in op-amps, such as limited gain and
voltage offsets, can be efficiently compensated by fine-tuning
memristors.

Frontiers in Neuroscience | www.frontiersin.org

2 In principal, input voltage range could be decreased by increasing input weights
correspondingly. However, such rescaling would require larger a dynamic range
of conductances to implement (Equation 6), and this was not possible with the
considered memristive devices.
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TABLE 1 | Parameters for the experimentally demonstrated Hopfield
network ADC.
Feed-back

Reference

Conductance (S@0.2V)

T2,1

2e-5

T 1R

4.75e-6

T3,1

4e-5

T 2R

2.19e-5

T4,1

7.9e-5

T 3R

9.33e-5

T1,2

2e-5

T 4R

41.85e-5

T3,2

7.9e-5

Input

Conductance (S)

T4,2

15e-5

T 1S

8.33e-6

T1,3

4e-5

T 2S

1.67e-5

T2,3

7.9e-5

T 3S

3.33e-5

T4,3

30.9e-5

T 4S

T1,4

7.9e-5

Neuron

6.67e-5
Conductance (S)

T2,4

15e-5

T N1

T3,4

30.9e-5

T N2

1e-3
1e-5

T N3

5e-4

network. The experimental results for the unoptimized network
were significantly worse in comparison with the simulation, and
are not shown in this paper.
It is worth mentioning that for the considered memristors
drift of conductive state over time was negligible due to highly
nonlinear switching kinetics specific to these devices (Alibart
et al., 2012, 2013; Prezioso et al., 2015a). In principle, for other
types of memristors with inferior retention properties it should
be possible to occasionally fine-tune memristor state to cope
with conductance drift. A related issue might be measurement
noise upon reading the state of the memristor, e.g., due to
the fluctuations in the device conductance over time, which is
sometimes observed as random telegraph noise (Gao et al., 2012,
2013b; Prezioso et al., 2015b). Such noise can be tolerated by
performing quasi DC read measurements, however, the downside
would be potentially much slower tuning process.
To conclude, in this work we investigated hybrid
CMOS/metal-oxide-memristor circuit implementation of a
Hopfield recurrent neural network performing analog-to-digital
conversion tasks. We showed that naïve implementation of
such networks, with weights prescribed by the original theory,
produces many conversion errors, mainly due to the nonideal behavior of the CMOS components in the integrated
circuit. We then proposed a method of adjusting weights in the
Hopfield network to overcome the non-ideal behavior of the
network components and successfully validated this technique
experimentally on a 4-bit ADC circuit. The ability to fine-tune
the conductances of memristors in a circuit was essential for
implementing the proposed technique. In our opinion, the
work carried out proved to be an important milestone and
its results will be valuable for implementing more practical
large-scale recurrent neural networks with CMOS/memristor
circuits. Experimental research into CMOS/memristor neural
networks is still very scarce and, to the best of our knowledge,
the demonstrated Hopfield network is the most complex
network of its type reported to date. From a broader perspective,
this paper demonstrates one of the main advantages of
utilizing memristors in analog circuits, namely the feasibility of

FIGURE 6 | Experimental results for the optimized 4-bit Hopfield ADC:
(A) experimental setup, (B) measured outputs for every output channel,
and (C) measured transfer characteristics.

by fine-tuning reference weight TR0 . Similarly, the output bit V1
should flip from 0 to 1 when VS = 1/8 VSmax , which is ensured by
fine-tuning reference weight TR1 and so on. Because we started
fine-tuning from the least significant output, it is sufficient to
fine-tune only one corresponding reference weight at a time
for a particular input voltage, which greatly simplified in-situ
tuning procedure. Also, the direction of adjustment was always
straightforward to determine due to monotonic dependence of
the input voltage at which a particular output bit flips from 0 to
1, on the corresponding reference weight (Equation 11).

DISCUSSION
The network parameters for the experimental work are
summarized in Table 1. Although there were a few A/D
conversion errors in the experimental work (Figure 6), the results
are comparable with the simulations of the optimized network,
and much better than those obtained for the unoptimized

Frontiers in Neuroscience | www.frontiersin.org
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APPENDIX

aj CU̇ ′ j = −

X

Tij Vi′ − aj TN1 Uj′ + Ij + Ioj

(A7a)

i

Assuming negligible op-amp input currents and output
impedances, the Hopfield network is described by the following
equations, which also account for limited gain and voltage
offsets:

Vxj = A1j uo1j − Vinj ,
Vzj = g(uo2j + Uj ),

TN1

 
bj V ′ j = g Uj′ ,

where
g()
is
a
transfer
function
of
the
saturating amplifier implemented with the second
op-amp, and

(A1)
(A2)



−Vj = A3j uo3j − Vwj ,
(A3)



Vinj − Vxj = TRj −VR − Vinj + TSj VS − Vinj
X
Tij (−V i − Vinj )
(A4)
+
i

−CU̇j = TN1 (Vxj + Uj ),


TN2 Vzj − Vwj = TN3 Vwj + Vj .

(A5)
(A6)

U ′ j = uo2j + U,

(A8)

V ′ i = uo3j (1 + TN3j /TN2j )/bj + Vi ,

(A9)

aj = 1 + (1 + Tj /TN1j )/A1j ,

(A10)

bj = TN3j /TN2j + (1 + TN3j /TN2j )/A3j ,

Ioj = − TN1j + Tj uo1j + aj TN1j uo2j

(A11)

X

(A12)

1+

+

Solving these equations results in the following dynamic equation
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(A7b)

8

TN3j
TN2j

bj

Tij uo3j

i
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